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ABSTRACT
FABRICATION AND MODELLING OF POROUS SILICON SCHOTTKY DIODE

Janani Jayabalakrishnan, M.S.
Department of Electrical Engineering
Northern Illinois University, 2017
Dr. Michael J. Haji-Sheikh, Director

The thesis work primarily focuses on fabrication and modelling of Schottky diode formed
using porous silicon. The wafer used for this is silicon coated with silicon nitride on both sides. A
photoresist is deposited on the front side of the wafer using spin coating technique and silicon
nitride that is coated on the back side is etched off using dry chemical etching process. A
photomask is designed using AutoCAD software which helps open windows on the front side of
the wafer. Windows are opened on the front side using positive photoresist technique. This
technique enables the portion of the wafer that is exposed to UV light to be more soluble in the
developer solution, making the unexposed portion opaque or insoluble.
Silicon nitride is etched off on the front side where the windows are opened using similar
dry chemical etching process. After coating photoresist on the front side, silicon nitride on the back
side is etched completely. Silicon nitride thickness before and after etching has been recorded.
The wafer is then diced into smaller samples and allowed to grow pores. Electrochemical
etching process with the electrolyte HF:Ethanol in the ratio of 1:3 is used for porous silicon
formation. The samples are then coated with chrome/gold contact on front and back side and are
examined under scanning electron microscope (SEM). The device, when exposed to light, exhibits
Schottky diode characteristics. The forward and reverse diode characteristics have been tested.
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CHAPTER-1
INTRODUCTION
Porous silicon (pSi or PS) is a nanostructured material with a large surface area to volume
ratio formed by the corrosion or dissolution of bulk crystalline silicon. Due to its variety of
possible applications, PS is getting attention in the scientific and technological arena [1]. Porous
silicon was discovered in 1956 by Arthur Uhlir Jr. and Ingeborg Uhlir at the Bell Labs in the
United States. They were developing polishing and shaping techniques for the surfaces of silicon
and germanium. It was found that a thick colored film was formed on the surface of the material.
Though this film was interesting, the results did not find any interest until the late 1980s. However,
in 1990s, Leigh Canham [2] proposed that porous silicon may exhibit quantum confinement
effects. Several experiments were done to confirm this effect and the results demonstrated the
emission of light radiation from Si under electrochemical and chemical dissolution.
Porous silicon is classified by its porosity (a macroscopic parameter) and the pore size (a
microscopic parameter). Porosity is defined as the emptiness inside the pSi layer during its
formation. Porosity can be increased by increasing current density, decreasing HF concentration
and using a thick Si layer during the preparation of pSi. Higher stability is obtained in pSi with
medium or low porosity. The pSi can further be divided into microporous, mesoporous and
macroporous structures based on their pore size within the sample.
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1.1 Literature Review
Dwight ThamJernEe et al.[3,] from the Department of Physics, Faculty of Science and
Technology, University of Malaysia Terengganu, in 2011 examined the photoluminescence of
porous silicon formed by electro-chemical etching technique. The results showed that the peak of
the photoluminescence (PL) ranges from 636 nm to 640 nm and the intensity of PL increases
proportionally with the etching time. Band gap energy of pSi was found to be higher than bulk
crystalline silicon (1.11 eV) in the range 1.93 eV and 1.95 eV. This photoluminescence is the base
which suggests that porous silicon could be used in optoelectronic applications.
Ioannis Leontis et al. [4] published an article in September 2013 discussing the structure,
morphology, and photoluminescence of porous Si nanowires. The article highlights the
photoluminescence (PL) effect shown by porous silicon at room temperature when formed using
metal-assisted chemical etching (MACE) technique analyzed under different chemical
treatments. The PL spectra obtained from the cluster of Si nanocrystals are broad in nature, and
the peak PL intensity strongly depends on their size distribution and chemical composition of their
surface.

The structure, morphology, and light-emitting properties of Si nanowires (SiNW)

fabricated by a single-step MACE process on p+ Si were investigated for samples subjected to
different chemical treatments after the SiNW formation. Their investigation revealed that the
whole volume was porous. Hydrogen-passivated SiNWs showed shifted PL spectra compared to
the oxidized ones due to defects at the interface of the Si nanocrystals with the SiO 2 shell that are
involved in the PL recombination mechanism. All the obtained results concerning light emission
and structural characteristics of the SiNWs were consistent with those expected from assemblies
of Si nanocrystals with a size dispersion and different surface passivation.
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Moshe Ben-Chorin and Andreas Kux [5] from Technical University of Munich, Germany,
performed experiments on the gas-sensing properties of porous silicon. Their study is based on the
radical variations in electrical conductivity of porous silicon when exposed to different chemicals
in gaseous form. Their results showed C-V curves to be approximately similar to vacuum or
atmospheric nitrogen at 0 V. Their work also noticed current variations at different pressure
conditions for methanol gas.

1.2 Motivation
Northern Illinois University created a pathway for graduate students to carry out experiments
to confirm the existence and test the characteristics of porous silicon. Previous researchers [6]
proposed electro-chemical etching technique to form porous silicon in 2013 and analyzed the
samples using scanning electron microscope (SEM) and UV-Vis spectroscopy. The results
explained the dependency on electrolyte concentration, current density and etching time to form
pores. In 2016, one of the earlier researchers [6] explained that porous silicon under specified
conditions exhibits Schottky diode characteristics. The student made use of a mask design with 12
samples cut out of a single 4-inch wafer and could infer Schottky (rectifying) behavior in just a
couple of them.

1.3 Scope of Thesis
The idea of this thesis is to fabricate and model porous silicon Schottky diode. The previous
results from Northern Illinois University show that only one out of 12 samples exhibited Schottky
diode behavior after being subjected to repeatability test. The current did not increase further from
a value of 1.0E-04. The equipment used to display the I-V characteristics has a current limitation
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of 1.0E-04. This must be considered because it becomes difficult to figure out the breakdown
voltage of the diode in its reverse characteristics.
There is a need to perform the fabrication and characterization of Schottky diode structure
using porous silicon with a different mask design with a large number of samples with smaller
dimensions from a single 100mm wafer that eventually paves the way to model the device. When
the device modelling is successful, it can be therefore helpful for the construction of a gas detector
that will be able to detect leakage of hydrogen, nitrogen or other gases inside a laboratory.
The first step in the thesis work is to draw a different mask using AutoCAD software and
use that to cut open windows on the front side of the wafer. The mask to be designed is supposed
to have window size ten times smaller than that designed previously so that we can have twice as
many number of samples than that were formed from the previous work. This eventually leads to
reduction in the size of the diode formed and we could achieve current values ten times the highest
value achieved from the previous work.

CHAPTER-2
PRELIMINARY PROCEDURE
There are several steps involved in the thesis. This chapter explains the basis and draft of the
idea of the sequential proceedings.

2.1 Wafer Design
A photomask has been designed in AutoCAD software that is then used to open windows on
the front side of the wafer using positive photoresist technique. The mask design is verified for
grid spacing before being made ready. The design is converted using art conversion and then
printed on a plastic sheet. The design is then transferred to a glass plate coated with chrome on one
side and the mask on the other.

2.2 Fabrication
The wafer used for this thesis is pure silicon coated with silicon nitride on both sides.
Photolithography is performed where the positive photoresist is coated uniformly on the front side
of the wafer using spin coating technique. The wafer is exposed (using UV-light) in a mask aligner.
The wafer was then developed in developer solution which transfers the mask design to the wafer.
Silicon nitride was then etched where the windows are opened on the wafer, using dry chemical
etching (RIE) technique. Silicon nitride thickness was measured in the nano-spec measurement
set up before and after etching and compared. The positive photoresist was removed from the front
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side and recoated to etch the silicon nitride on the back side of the wafer. The wafer is diced into
nine groups out of which four have three samples and five have four samples each. These groups
are subjected to porous silicon formation using electrochemical etching technique with 200mL of
HF:Ethanol in the ratio of 1:3.
The pores formed are then examined under scanning electron microscope (SEM) for
characterizing them. Metal deposition is performed by coating Chromium/Gold on front and back
sides. This completes the fabrication of the diode.

2.3 Testing
There is a Schottky barrier at the porous silicon-metal junction. This creates a diode structure
which is then to be tested with a probe testing the experimental setup.

CHAPTER-3
PROJECT DESCRIPTION
3.1 AutoCAD Design
AutoCAD, an Autodesk Inc. software, is a computer-aided designing software used for 2D and
3D design and drafting. To design the desired photomask for this thesis work, AutoCAD Electrical
2017 has been used. The units used in this part of the thesis are United States Customary Units.
To create a base of the Si wafer and to leave it transparent inside, “Donut” command is used to
draw two donuts with 4 inches and 3.8 inches as diameters.

Figure 3.1 Mask design.
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The goal is to create a photomask within this donut. A 2D image has been drawn with
polylines having grid spacing “On” to keep it aligned. Figure 3.1 shows the mask that was designed
in AutoCAD for this work. Each block represents a single sample and the dimension of the same
is as shown in Figure 3.2.

Figure 3.2 Dimension of each sample.
The dimensions are in “inches”. There are 32 samples that can be cut out of a single 4-inch
wafer based on this mask design. To perform repeatability test, four groups of three samples each
and five groups of four (2x2 array) samples each are diced and grew porous silicon.
Once a mask is designed in AutoCAD, it must be saved in an acceptable art conversion
format. The design that was created in AutoCAD Electrical 2017 was saved in 2004 *.dwg format.
This is then used to perform art conversion and the mask design was printed in a plastic sheet and
then converted into a glass plate. This mask has been used in the MRDL.

3.2 Photolithography
From the glass plate, the mask has to be transferred onto the wafer. For this,
photolithography is used. The wafer (silicon coated on front and back with silicon nitride) is
placed in the photoresist coating setup. Using spin coating technique, positive photoresist Shipley
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1813 (S1813) is evenly coated on the wafer. The wafer is baked for about 2 minutes on the hot
plate at 100o C.
The wafer is loaded and exposed for 3 seconds in the expose instrument where the glass
plate with the mask has been installed. The wafer is then allowed to develop in AZ340 developer
solution in the ratio of 3:1 with distilled water (3 parts of distilled water and 1 part of AZ340) for
about 6-8 seconds. The positive resist that was coated on the wafer allows exposed region to be
soluble in the developer solution (scission), defining the desired windows on the wafer. The wafer
is then rinsed in distilled water to remove excess photoresist and dried in nitrogen gas.
Excessive drying involves baking the wafer for about a minute in the hot plate at 100 o C.
The wafer is then placed in the oxygen plasma system and allowed to dry for 2-3 minutes.

3.3 Silicon-Nitride Thickness Measurement
A nano-spec instrument in the MRDL is used to measure silicon-nitride thickness. The
thickness is measured with pure Si as a reference and compared. Silicon-nitride thickness is
measured before and after performing the dry etch process that removes the silicon-nitride both in
front and back sides. The nano-spec instrument is set to measure thickness and the reference pure
Si wafer is first placed on the holder and knobs are adjusted to measure thickness in various regions
on the wafer. Then the wafer used for this thesis is placed on the holder and knobs are adjusted to
measure thickness in varied regions on the wafer. The computer placed, displays the measured
thickness values in Å.
The thicknesses measured are shown in Tables 3.1 – 3.4.
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Table 3.1 Before Etching Si3 N4 on Front Side
Side on the wafer

Thickness (Å)

Top

1298

Middle

1222

Flat

1168

Far Right

1351

Far Left

1315

Table 3.2 After Etching Si3 N4 on Front Side
Side on the wafer

Thickness (Å)

Top

<100

Middle

116

Flat

135

Far Right

104

Far Left

108

Table 3.3 Reference Sample Changed to ‘Pure Si’ and Measured Thickness on Back Side
Side on the wafer

Thickness (Å)

Top

102

Middle

95/93

Flat

91

Far Right

134

Far Left

115
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It is observed that the sample is thinner in middle and thicker in the sides. The thickness
increases because of the roughness in the surface of the sample.
Table 3.4 After Etching for 2-3 Extra Minutes on Back Side
Side on the wafer

Thickness (Å)

Left

140/98/115/116

3.4 Silicon-Nitride Etching
Silicon-nitride is to be etched on the front side where windows are open as well as the back
side. This is due to the need to make an electrical contact to the back side of the substrate. MicroRIE (micro reactive-ion etching) process is used to perform this dry etch. The wafer is placed as
front side with the mask facing upward (to etch silicon-nitride on front) or back side facing upward
(to etch silicon-nitride on back side) in the vacuum wafer holder. The vacuum knob is switched ON
for about 30 seconds. In a separate power supply system, the supply is set at 350W, the forward
power is set at 350W (Fwd) and reflected power is set at 3W (Ref); the aim is to maximize all
powers and to have as minimal reflected power as possible to perform the dry etch. To perform this,
adjust the four knobs (placed in between the display and the capacitors) left and right depending on
the variations.
The RF OUT knob and SF6 gas knob is switched ON until pressure stabilizes in the range
200mTorr to 300mTorr. The pressure, when the plasma process began, was observed to be
280mTorr. The etching process is performed for 7 minutes. The RF OUT knob and SF 6 gas knob
has to be turned OFF after the dry etch has been performed for the set process time. After 15
seconds, the vacuum knob must be turned OFF.
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3.5 Photoresist Removal and Recoat
After measuring silicon-nitride thickness after etching on front side, it is required to remove
any excess photoresist and then recoat the photoresist to perform the dry etch process to etch
silicon-nitride on the back side. The photoresist remover, Shipley 1165 (S1165), is used for this
process. The wafer is placed in the solution by using a sample holder for 10 minutes.
The wafer is then placed (masked face up, front side) on the spin coating setup and evenly
coated with positive photoresist Shipley 1813 and baked on the hot plate for 2 minutes. The wafer
with its back side faced up is placed in the oxygen plasma system to remove any organic leftovers.
The dry etch process carried out at first etches silicon-nitride on the front side. The process has
been carried out with wafer’s back side facing upward placed on the vacuum chamber on the
Micro-RIE system for 6 minutes to etch silicon-nitride on the back side. After performing this, it
is required to use the photoresist remover S1165 to remove the excess photoresist from the wafer
before dicing.

3.6 Wafer Dicing
The 100 mm wafer was diced into individual samples. This allows the process to be
optimized with the minimum amount of chemicals and processed wafer cost. The deposition and
patterning of the test metal is also simplified by dicing. Figure 3.3 with yellow lines represents
the dicing. The wafer is diced into 18 groups (4 individual samples and remaining as 2x1 matrix).
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Figure 3.3 Dicing of the wafer.

3.7 Porous Silicon Formation
After the wafer has been diced, each individual sample and pair of samples are to be used
for growing pores on their surface. The technique used for the formation of porous silicon is
electrochemical etching. This is a process which involves an electrolyte solution, a cathode and
an anode. The silicon sample is kept as the anode that will be etched, a platinum electrode is used
as the cathode, and 49% HF: 99.8% ethanol in the ratio of 1:3 is used as the electrolyte solution.
A constant current source is used to keep track of the current density that has been set.
There are chemical reactions taking place when there is current passing through the setup to induce
valence electrons to pop up and eventually etch the sample to form porous silicon.
The anodic reactions that occur in the process are as follows:
Si + 6HF→H2SiF6 + H2 +2H- + 2e- ………………………………………….…..…………...E3.1
Si + 2HF + 2h+ →SiF2 + 2H+ …………………………………………………………….…..E3.2
SiF2 +4HF → H2 + H2SiF6 …………………………………………………….…..…………..E3.3
Si + 4HF + 4h+ → SiF4 + 4H+ ……………………………………………….…………...…..E3.4
SiF4 + 2HF → H2SiF6 …………………………………………………………………………E3.5
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There are several factors that affect the property of pores formed on the silicon surface. The
factors include electrolyte concentration, etching time and current density. Here, the formation of
porous silicon has been carried out for two different current densities, and various etching time s
keep the electrolyte solution constant. The samples are cleaved and examined via scanning electron
microscope and the results are tabulated.

3.8 Metallization
The process of coating a metal on top of the sample which exhibited porous silicon formation
is termed metallization. Samples which exhibited desired pore formation were chosen to deposit
metal. The samples had their edges covered with vacuum-compatible Kapton tape to prevent metal
from bridging front to back. The metal used is chromium/gold at the front and back sides of the
chosen sample. Cr/Au of thicknesses 500Å and 2000Å respectively were evenly coated on front
side and back side. The metallization process completes the device formation. The device that is
formed will be a Schottky diode from porous silicon.

3.9 Testing
The device needs to be tested to characterize it and let us know the usefulness of the fabrication
process. Testing was carried out in a wafer microprobe test station using a Keithly 4200
semiconductor parameter analysis system. This system has a thermoelectric temperaturecontrolled wafer chuck. The device was placed on the wafer chuck in such a way that the porous
silicon area was focused on the microscopic light. This microscopic light was used as the light
source for this testing and the test was carried out in different temperature ranges varying from
15oC to 55oC in steps of 10oC. The light intensities at different temperature were changed and the
variation in resistance was observed.

CHAPTER-4
POROUS SILICON FORMATION
4.1 Sample Cleaning
The silicon sample must be cleaned before immersing in the electrolyte solution to form
pores. Cleaning is performed by carefully picking up the sample on one corner with a pair of clean
tweezers and then washing it with isopropanol solution followed by methanol to clear off any
leftover isopropanol (Figure 4.1). Then the sample must be cleaned off with de-ionized water and
then dried using dry nitrogen gas.

Figure 4.1 Sample cleaning setup
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4.2 Electrochemical Etching
The electro-chemical etching process can be pictorially represented as shown in Figure 4.2.

Figure 4.2 Electrochemical etching circuit diagram.
The correctness of the electrochemical etching bench setup can be verified by using a
reference resistor. This bench setup is verified using a 1KΩ and a 100Ω resistor. Figure 4.3
shows the bench setup verification with a 1KΩ resistor. The power supply is set at 3.3V and the
current is displayed to be 3.4mA; this verifies the setup by being in par with the Ohm’s law.
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Figure 4.3 Bench setup verification.
The cleaned sample is connected to the negative lead of the current measuring meter
(ammeter) and the platinum wire is connected to the negative lead of a constant voltage mode
power supply using alligator clips (Figure 4.4). The sample and the platinum wire are then
dipped in 49% HF (50mL) and 99.8% ethanol (150mL) solution mixture.
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Figure 4. 4 Electrochemical etching setup
The samples are etched with voltage varying from 6V to 8V and etching time either 10
minutes or 20 minutes. The analysis of the sample for the growth of pores was done using
scanning electron microscope (SEM). SEM images were used to determine whether the samples
were suitable for metallization and testing. Testing was performed on samples that displayed the
desired pores.

CHAPTER-5
SCANNING ELECTRON MICROSCOPY
5.1 Scanning Electron Microscope Description
Scanning electron microscope (SEM) is a microscope which differs from an optical
microscope in a way that, instead of creating images using light, this device uses high-energy
focused electron beams. The accelerated electrons with high kinetic energy dissipates as a variety
of signals due to the electron-sample interaction. The signals mainly consist of secondary electrons
that produce the SEM image and a portion of backscattered electrons and diffracted electrons [7].
This displays information pertaining to the sample, including the external morphology,
chemical composition and crystalline structure and orientation of materials [8]. SEM can perform
analysis of selected points on the sample. This feature was used in this thesis work to obtain SEM
images on a cleaved side to determine the pore structure. Working of SEM is well explained in
Figure 5.1 [8].

Figure 5.1 Scanning electron microscope – Description.
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5.2 Obtaining SEM Images
When high-energy electron beams are focused, atoms get excited and that’s when the
secondary electrons get emitted. The number of electrons emitted are dependent on the electron
beam angle onto the surface. This displays an image which shows the topography of the specimen
surface formed by gathering secondary electrons that are emitted via a special detector. Figure 5.2
shows the scanning electron microscope used in the MRDL at Northern Illinois University.

Figure 5.2 SEM extracting images in MRDL at NIU.
The sample is placed in the sample holder of the scanning electron microscope. The SEM
images are viewed on the display screen present on the right side of the image shown. In front of
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the display screen, there are control knobs used to set scan conditions. In this work, SEM image
extraction is performed on the sample where a window is opened on the front side. Surface analysis
and the cross section of samples are observed to determine pore depth. The cross section of the
samples is observed by cleaving the sample into two halves.

5.3 SEM Images Discussion
Test samples were made to form porous silicon which was made using 50mL of 49% HF:
150mL of 99.8% acetonitrile (1:3). The images pertaining to test samples are shown in Figure 5.3.
Here, TS1 is the test sample 1, which is one of the diced samples from the 4-inch wafer. The
images show pore structure forming roughly on the surface of the small square. These images
represent the cross-sectional view of the cleaved section of the sample.

Figure 5.3 (a) SEM analysis for TS1 at 30K resolution; (b) SEM analysis for TS1 at 60K resolution.
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There was roughness on the surface of porous silicon formed from TS1. To test the uniform
pores, a random silicon wafer with low doping was used to form pores in a comparable manner.
Figure 5.4 shows the uniformity of pores formed from sample Si1 cut out of the random silicon
wafer. Repeatability tests were performed to confirm the porous silicon formation.

Figure 5.4 (a) SEM analysis for Si1 at 30K resolution; (b) SEM analysis for Si1 at 60K resolution.
Acetonitrile used alongside HF in forming the pores yielded uniform smooth pores on the
surface. To confirm porous silicon formation with HF and ethanol, several samples were used.
Some of the samples exhibiting porous silicon formation through cross-sectional SEM analysis are
shown in Figure 5.5.
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Figure 5.5 Cross-sectional SEM analysis for TS2 with HF:Ethanol.
The samples chosen to form pores had some silicon nitride still on their back surface. In a
later stage, the samples were scratched using a diamond scriber to remove the silicon nitride on
the back side and then made to form pores. The cross-sectional SEM analysis of those samples are
shown in Figure 5.6.

Figure 5.6 Cross-sectional SEM analysis of sample TS3 after taking of Si3 N4 from back side.

CHAPTER-6
METALLIZATION
6.1 Metallization Definition
Metallization, in general, is the process which allows us to deposit metal on top of any
object. There are several metals that could have been chosen for this process. Common metals
such as aluminum, chromium, gold, copper, silver, nickel, titanium, tungsten, and platinum are
often used for Schottky diodes. Metallization is carried out with a vacuum deposition technique
[9]. Most common deposition techniques include filament evaporation, flash evaporation,
electron-beam evaporation and sputtering.
In this work, samples which showed sufficient pore formation on their surface were chosen
to deposit metal. The samples were prepared by applying Kapton tape on the edges of the chosen
samples and then deposition of metal. Kapton tape is used as a masking material to prevent the
front of the sample from shorting to the back of the sample. Metals chosen for this process were
chromium/gold with 500Å and 2000Å thicknesses respectively. At first, a thin layer of chromium
with thickness 500Å is evenly coated on the front and back surfaces of the sample in metal
deposition chamber using electron-beam evaporation technique followed by Gold with thickness,
2000Å coated evenly on both front and back sides.
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6.2 Electron-Beam Evaporation Procedure
Electron-beam evaporation process makes use of focused beam of electrons to heat up the
metal for deposition. The metal piece is placed on a crucible and exposed to the focused beams to
vaporize and condense on top of the sample.
The metal deposition chamber (Figure 6.1) is evacuated to 3x10-6 Torr pressure. A focused
electron beam is used to evaporate 500Å of chromium at a rate of 10A/s and deposit 2000Å of
gold at the same rate. When the metal deposition has been performed, the device fabrication
process is completed. Next step is to test the device and characterize it.

Figure 6.1 Metal deposition chamber at MRDL
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The sample after metallization looks like in Figure 6.2.

Figure 6.2 Metallized sample.

CHAPTER-7
RESULTS AND CONCLUSION
7.1 Results and Discussion
For testing, a testing probe station was used from MRDL. A display instrument has been
used to show the I-V graphs of samples in forward and reverse biased conditions. Figures 7.1-7.6
explain the Schottky diode behavior with sensitivity to temperature and light that were formed
because of this thesis.

Full Dark-Temperature Dependence-Reference
Sample
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Figure 7.1 Temperature dependence of non-porous reference sample. Clean curve
with no ripples resembling Schottky diode structure. Slow and gradual increase in reverse
current with increase in temperature for all temperatures.
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At 25˚C, Light Intensity Dependence for
Reference Sample
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Figure 7.2 Light intensity dependence of non-porous reference sample. Clean curve and
little sensitive to light. Gradually current increases in reverse direction as light increases.

Sample F8 (Final Etched Sample 8) was etched for 20 minutes with V=7V, I=2.5mA.

Full Dark - Reverse Bias Temperature
Dependence of Sample F8
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Figure 7.3 Temperature dependence of sample F8 in reverse bias. Sensitive to
temperature; gradual increase in reverse current with increase in temperature.
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Ambient Temperature Dependence of Sample F8
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Figure 7.4 Ambient light temperature dependence of sample F8 in forward bias. At 75˚C,
the current reached its maximum in reverse direction, is not seen in the graph as it did not fit on
screen.

Full focused Light (ON) - Temperature
Dependence of Sample F8
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Figure 7.5 Bright light temperature dependence of sample F8. Very sensitive to
temperature at full focused light. @ 10˚C jumped to max. reverse current.
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Light Intensity Dependence of Sample F8 @ 25˚C
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Figure 7.6 Light intensity dependence of sample F8 @ 25˚C. At 25˚C; when focused light
is in 2-position, current shoots to max. reverse current value. The sample is sensitive to light at
room temperature when light is vertically focused on it and bright.

7.2 Diode Modelling
Modelling of the porous silicon Schottky diode is done with the Schottky barrier equations
[10] for current density, J, as shown below:

𝐽 = 𝐽𝑠 ∗ (𝑒

(

𝑞𝑉
)
𝐾𝑇

− 1) …………………………………………………………………..E7.1

𝐽𝑠 = 𝐴∗ 𝑇 2 𝑒 (−𝑞∅/𝑘𝑇 ) ……………………………………..…………………………….E7.2
where 𝐽𝑠 is the saturation current density, A* is Richardson constant, ∅ is the barrier height, k is
Boltzmann constant, T is the temperature in Kelvin and q is the charge of an electron.
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At 25˚C, the non-porous Schottky diode calculated current density (in log10 scale) is
plotted against the voltage (normal scale) and compared with the results from porous silicon
Schottky diode obtained from the testing device (Figure 7.7).

Current Density vs Voltage - Modelling
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Figure 7.7 Comparison of model calculations to actual values.
The value of saturation current density 𝐽𝑠 is determined from the y-intercept of the linear
graph y=mx+c. This value is then used to determine barrier height from E7.2.
The barrier heights calculated for the model and using testing results are 0.485308eV for
non-porous Schottky diode and 0.858142eV for porous silicon Schottky diode. These are
determined at 25˚C temperature. These were then modeled for other temperatures and could imply
that porous silicon Schottky diode showed significant increase in barrier width in coherence with
the theory.
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7.3 Conclusion
The device that was formed confirmed Schottky diode behavior and is highly sensitive to
light at higher temperatures and exhibits reasonable sensitivity at ambient temperature. The device
behaves like a switch in ambient temperature dependence curve, whereby the current in reverse
direction increases gradually from 10˚C to 25˚C, and when temperature goes to 50˚C or 75˚C, the
reverse current shoots to the maximum possible, making the device behave like a switch.
The device modelling helps to confirm that there is a significant increase in barrier height
from 0.48eV to 0.85eV from a regular silicon Schottky diode to a porous silicon Schottky diode
because of less saturation current density in case of a porous silicon Schottky diode. This is in
alignment with the theory stating that when a material that has been reduced from the macro-scale
to the nano-scale the material then exhibits quantum confinement effects, in this case creating a
substantial barrier shift as compared to properties of those of bulk materials.

7.4 Future Scope
The device was tested for breath sensitivity. This explains that the device formed could be
used as a gas detector. The doping level of the sample is medium, with 1016 𝑐𝑚−3 as its doping
concentration; pores formation took some time. When a highly doped sample is used for forming
pores, the device formation would be simple and will take less time and the sample could be used
to build a CMOS device and a capacitor.
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APPENDIX - A
INSTRUMENTS, SETUP AND IMAGES RELATED

Figure A.1 Mask design imprinted on a plastic sheet.
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Figure A.2 Mask design imprinted on glass.

36

Figure A.3 Spin coating technique bench setup.
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Figure A.4 UV-exposure experimental setup.
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Figure A.5 Micro-RIE dry etching setup.
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Figure A.6 Silicon nitride thickness measurement setup.
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Figure A.7 Rainbow pattern formed inside small square of the sample confirming PSi.
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Figure A.8 Back surface forming rainbow pattern confirms etching.
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Figure A.9 Metallized sample.

Figure A.10 Probe testing equipment.

APPENDIX - B
TESTING RESULTS

Figure B.1 At 25˚C, light intensity dependence of reference non-porous Si sample.
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Figure B.2 Full dark – Temperature dependence of reference non-porous Si sample.
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Figure B.3 Reverse bias temperature dependence in full dark – No light.
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Figure B.4 Ambient (room) light temperature dependence of sample F8.
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Figure B.5 Full-focused light ON – Temperature dependence of sample F8.
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Figure B.6 At 25˚C, light intensity dependence of sample F8.

